3D-A new architecture for solid-state radiation detectors

Sherwood I. Parker and Christopher J. Kenney
University of Hawaii

Julie Segal

Integrated Circuits Laboratory, Stanford University

Abstract

A proposed new architecture for solid-state radiation detectors using a three-dimensional array of electrodes that penetrate into the detector bulk is described. Proposed fabrication steps are listed. Collection distances and calculated collection times are about one order of magnitude less than those of planar technology strip and pixel detectors with electrodes confined to the detector surface, and depletion voltages are about two orders of magnitude lower. Maximum substrate thickness, often an important consideration for x-ray and gamma-ray detection, is constrained by the electrode length rather than by material purity or depletion-depth limitations due to voltage breakdown. Maximum drift distance should no longer be a significant limitation for GaAs detectors fabricated with this technology, and collection times could be much less than one ns. The ability of silicon detectors to operate in the presence of the severe bulk radiation damage expected at high-intensity colliders should also be greatly increased.

I. Introduction

Since the development of silicon detectors with surface barrier electrodes in the 1960s and ion-implanted ones in the 1980s [1], planar structures on the material surfaces have been used. Voltages that are typically many tens of volts are needed to deplete the detector bulk which is normally hundreds of microns thick. Typical drift paths for ionization charges are at least comparable to that thickness. The structure proposed here uses electrodes with typical pitches of a few tens of microns and which penetrate from one surface through most or all of the bulk (see Figure 1). The resulting short charge collection distances provide fast collection and low depletion voltages. Short collection times will be useful for a proposed quantum mammography system [2] which records individual x-ray hit locations, and the combination will be particularly useful at high-luminosity colliders where detectors face severe problems both from high event rates and from increased depletion voltages due to bulk radiation damage. Use of this technology should

eliminate bulk type-reversals, any need for high depletion voltages, and the need to refrigerate the detector continuously, even during maintenance.




Figure 1 - Three-dimensional view of a typical cell.

The key facts that make this technology possible are:

- 1. Deep, reactive-ion etching now permits holes to be made with depth-to-width ratios of over 15:1 and with silicon-to-oxide-mask etch rate selectivity of greater than 300:1 or silicon-to-photoresist selectivity of greater than 50:1 [3]. Absolute etch rates (about 5 microns/min) are also high.
- 2. The holes can then be filled with silicon made by the surface reaction of silane, which will bounce off the silicon surfaces thousands of times before reacting, thus depositing silicon as readily near the bottom as the top [4].
- 3. Similar behavior by dopant gases such as diborane and phosphine, when added to the silane, allows the fabrication of n^+ and p^+ electrodes. All of the three gases will form conformal coatings without clogging the top of the hole before the bottom can be covered [4,5].
- 4. The silicon layers deposited simultaneously on the wafer surfaces will have a thickness somewhat greater than the hole radius, and can be readily removed by etching.

The fabrication steps following electrode formation can be varied to produce monolithic pixel detectors [6], bump-bonded pixel detectors [7], and strip detectors with or without on-chip driving electronics associated with the bulk electrodes. Proposed devices of each type will be described,

with the most detail for the simplest ones, which we plan to fabricate first: diodes for DC and capacitance tests and for bump-bonded pixel detectors. Although we are concentrating here on a silicon device, it is possible that the GaAs ones could benefit even more, as large thicknesses could provide good x-ray and gamma-ray detection efficiencies but for their drift-length limitations. Here, it could be possible to provide electrode spacing that is less than those drift length limitations. The short maximum drift distances combined with the high electron mobility of GaAs will also produce an extremely fast detector.

II. A basic detector for initial tests and for bump-bonded pixels

Many different electrode arrangements could be used, depending on the requirements of the test devices and of any experiment using pixel detectors. Figure 1 shows a view of one possible basic PIN diode cell. Some of the architectural principles used in previously fabricated monolithic pixel detectors [6] are also used here:

- 1. If it is necessary to minimize the maximum electric fields, electrodes forming the diode junctions will have greater total surface area than those forming ohmic ones.
- 2. N⁺ electrodes have phosphorus doping and serve as getters. Their area is kept as large as possible, consistent with other design requirements.
- 3. Use of p⁻⁻ substrate prevents type change from bulk radiation damage, which while not necessarily lethal in all designs, does mess up principle 1. There is also data, though not at high fluence, indicating that p⁻⁻ silicon is less subject to bulk damage than n⁻⁻ [8].

These three imply that the p electrode should transmit the signal from the entire pixel, while the multiple n electrodes form the diode junctions. Signals could be taken from them also, further subdividing the pixel, and also providing faster signal collection speed, but monolithic technology is likely to be needed for the smallest readout pitches. With fast electronics, improved position and time information could also be provided by comparing the various p and n signal times and pulse heights.

In addition,

4. to reduce the number of bumps required, and to provide redundancy for those that are used, multiple n electrodes are tied together with metal or diffusion conductors, as are the electrodes in many test structures. If the desired amount of electronics in the pixel causes the pixel area to exceed the area of the underlying bulk cell, conductors can also be used to join p electrodes from several cells to the pixel electronics, but with the price of increased capacitance $\sum C_i$, a reduced signal, $\sum q/C_i$, and a reduced signal-to-noise ratio. In this case, one simple front-end circuit per cell with an input signal q/C_i , may be a better choice. The random noise of the sum

then increases, and the signal-to-noise ratio decreases, at most only as the square root of the number of cells. (For example, if one source-follower from each cell is used to drive a common pixel bus, one with a signal will tend to cut off those without, and only the noise on that channel will be present.)

When on-wafer metal lines are used, the electrode tops will be in contact with, and surrounded by, an implanted ring of like-type silicon to make the contacts, as the silicon surface directly above the electrodes may not be fully planar.

5. The silicon surfaces can be inverted by charges in the surface field oxide layers, which could make a continuous n conductor from the n electrodes to the immediate vicinity of the p electrodes. This small gap, which can result in increased electrode capacity and fields, should however be significantly enlarged by the applied depletion voltage. Increased oxide charge due to radiation damage might again reduce the gap. To prevent this, p⁺ guard rings around the p electrode or a blanket p implant may be used. Implanted rings may also be used in test devices to monitor surface leakage currents.

III. Fabrication steps for test structures and bump-bonded diodes

One possible sequence of fabrication steps is given below. Routine wafer cleaning and process checking steps are not listed. In addition, most major steps have many substeps which are also not given. For instance, masking steps involve spinning of photoresist, a low temperature bake, exposure in a mask aligner, photoresist development, a high temperature bake, the masked process (such as ion implantation or etching), and photoresist stripping. And even a simple step such as the spinning of the photoresist will have substeps.

- 1. mask 1: alignment mask and etch
- 2. mask 2: n electrode mask and wafer etch-through
- 3. n⁺ silicon deposition and hole fill (for example, using a silane/phosphine mixture)
- 4. etch back deposited silicon on both wafer surfaces
- 5. mask 3: p electrode mask and wafer etch-through
- 6. p⁺ silicon deposition and hole fill (for example, using a silane/diborane mixture)
- 7. etch back deposited silicon on both wafer surfaces
- 8. thermal oxidation (0.6 micron oxide thickness)
- 9. etch oxide, backside
- 10. backside blanket p^+ implant (to prevent oxide charges from inverting the adjacent silicon; this step might not be needed or might be changed to a masked one with p^+ rings to increase the n^+/p^+ separation)

- 11. thermal oxidation (0.6 micron oxide thickness). (If step 10 isn't needed, steps 9 and 11 will also be omitted.)
- 12. mask 4: front side n⁺ mask and implant (to provide a planar ohmic contact to the n⁺ electrodes--the silicon fill at the electrode surfaces will not be necessarily flat)
- 13. mask 5: front side p⁺ mask and implant (to provide planar ohmic contact to the p⁺ electrodes and guard rings around them if the rings are used to monitor currents)
- 14. anneal implants
- 15. low temperature oxide (LTO) deposition
- 16. mask 6: contact mask and etch
- 17. aluminum deposition
- 18. mask 7: metal mask and etch

IV. Epi vs. poly

Two major questions must be answered by experiment: the size of the smallest holes that can be etched through, and whether single-crystal (epi) or poly-crystalline silicon (poly) is used to fill the holes. Holes 15 microns in diameter and 200 microns deep have been made in which the top-to-bottom taper is less than 0.1 microns, and it is believed that 10 micron holes can be readily etched [9]. Epi is generally more difficult to make than poly, and can only be deposited on single crystal silicon, which however, should form the hole surfaces, if they are properly cleaned prior to deposition. It is not clear if the nature of the etched surfaces will present extra difficulties to epi deposition.

Use of epi will provide one major advantage, particularly if it can be combined with a gradually increasing dopant level during deposition. Following the anneal, there should be a radial dopant gradient that will provide a radial built-in electric field which will transport ionization charges in the same direction as the applied field, providing rapid collection of charge from the entire volume of the detector, including the electrodes.

Following the deposition, the silicon is heated so the dopant atoms move to lattice sites and become electrically active. They also diffuse out from the n⁺ electrodes into the p⁻⁻ bulk and form p-n junctions in high-quality silicon. However, in poly, diffusion of dopant atoms, following grain boundaries, is far faster than in single crystal silicon. Because of this, a nearly uniform doping density is established in the poly, reducing the size of the built-in field in the electrodes. Diffusion of ionization charge from the track to the start of the applied field several microns away, possibly with a small boost from Coulomb repulsion from the rest of the track, becomes the only method of collection. This is discussed in more detail in section IX. Recombination within the electrodes should not be a problem. Measurements on 20 ohm-cm epi in a CCD vertex detector show diffusion lengths of about 200 microns [10].

V. Calculated performance

Voltage distributions have been calculated both by MEDICI [11] and by the sequential-over-relaxation method [12] (we have coded the latter so its speed and efficiency permit its use in three-dimensional calculations as well as the two-dimensional ones needed for this section). For the latter, symmetric boundary conditions, V(i+1,j,k) = V(i-1,j,k), are used for the (cubic) cells on either side of a boundary at the plane i = constant, where the V's are the voltages at the center of the cells. At silicon-insulator boundaries, the next voltage for any cube is found from the average of the four adjoining ones on the boundary and the adjoining one further into the silicon (plus the usual term from fixed charges). This is a reflection of the fact that, in equilibrium, there is no net charge transport into the cube, and so the sum of the current across the five faces and thus the five voltage differences sum to zero (in this approximation, surface currents are neglected). The effects of induced charges are calculated using Ramo's theorem [13].

At present, of the two, only MEDICI can calculate fields and current flow in the presence of surfaces and undepleted silicon. When both methods could be used for the same problem, results agreed within errors. Coulomb forces within the ionization cloud are included but are generally unimportant, causing only about a 10% decrease in collection times, even when a track was at a zero-drift field location such as the null point between two n⁺ - electrodes (the Coulomb forces were approximated by subdividing the 24,000 electron-hole pairs from a typical minimum-ionization track into packets of 40 charges each, which diffused and drifted as a group. Results did not change significantly when the packet size was changed).

Depletion voltages for the sample diode shown in Figure 1 are 1.6, 1.8, 3.8, and 8.8 V for dopant concentrations of 10^{12} , $3x10^{12}$, 10^{13} , and $3x10^{13}$ /cc, including a contribution from the built-in voltage at the electrodes that ranges from about 0.7 to 0.8 V. The values are not proportional to the concentrations because in the course of fully depleting the lightly doped silicon, part of the heavily doped region around the electrodes is also depleted. Our first and second generation pixel detectors have a doping concentration of $1.2x10^{12}$ /cc. Bulk damage in 10 years for pixel detectors at the LHC would not be expected to increase this doping much beyond 10^{13} /cc.

Figure 2a shows equipotentials for one quarter of the unit cell of the same device with 10^{12} dopant atoms/cc when 5V is applied between the two metal electrodes. The cylindrical electrode doping profile assumed here and throughout this paper is 10^{18} exp- $(r/r_0)^2$, where r_0 is chosen to bring the concentration to 10^{12} /cc at r = 5 microns. This profile will produce n^+ electrodes with a resistance of about 3 ohms/micron and p^+ ones of about 2.5 times that value. The boundaries of the depleted region are indicated by short dashes. Lines with longer dashes, mark p-n junctions. Figures 2b, 2c, and 2d show similar equipotentials for $5V-10^{13}$ /cc, $10V-10^{12}$ /cc, and $10V-10^{13}$ /cc. Figure 3 shows drift lines corresponding to the equipotentials of Figure 2a.




Figure 2 -(a) Equipotentials for one quarter of the unit cell of Fig. 1 with 10^{12} dopant atoms/cc when 5V is applied between the two electrodes. The boundaries of the depleted region are indicated by short dashes. Lines with longer dashes, mark n-p junctions; (b) equipotentials for 10^{13} /cc, 5V; (c) for 10^{12} /cc, 10V; (d) for 10^{13} /cc, 10V. Effects of surface charges are not included. The lack of cylindrical symmetry in the fields and depletion depths into the electrodes, especially of the n⁺ ones adjacent to the p⁺ electrode, can be seen as can the decrease in low-field volume for the heavier $(10^{13}$ /cc) substrate doping.




Figure 3 - Drift lines for Figure 2a: 10^{12} dopant atoms/cc and 5V.

Figures 4a, b, and c show the magnitude of the electric field of Figure 2a along three electrode-to-electrode lines for 10^{12} dopant atoms/cc. For 5V (the next-to-bottom line), more than enough for full depletion, the peak fields are more than an order of magnitude below avalanche fields which are over 100,000 V/cm. Figure 5 shows peak fields actually decrease when the substrate doping increases by a factor of 10.




Figure 4 - Electric field magnitudes for the quarter cell of Fig. 2a, substrate doping of 10^{12} /cc, and applied voltages of 50, 40, 30, 20, 10, 5, and 0 V (top to bottom lines) along lines from (a) the p⁺ to the adjacent n⁺ electrode, (b) the p⁺ to the diagonally opposite n⁺ electrode, and (c) the n⁺ to the adjacent n⁺ electrode.




Figure 5 - Comparison of electric field magnitudes for the quarter cell of Fig. 2, 10 V applied voltage, along the line from the p⁺ to the adjacent n⁺ electrode for substrate doping of 10^{12} /cc and 10^{13} /cc. With higher substrate dopant levels, as can occur with radiation damage, the peak fields, located where the depletion volume meets the electrodes, actually decrease due to the increase in voltage dropped across the lightly doped (compared to the electrodes) substrate. The small, but non-zero values of the electric field at the ends of the plot (corresponding to the electrode centers) are due to approximations in the finite element calculations.

Figure 6 shows lines of equal drift time corresponding to the equipotentials of Figure 2c, 10 Volts and 10^{12} /cc. The drift time from the center of the cell is less than 1 ns, and the times from the other electrodes ranges from 1 to 4 ns. The time from the far cell borders is infinity as the collection field goes to zero there. To get realistic times for tracks in those regions, one must add diffusion, and for ionization created near or inside electrodes, the built-in fields. This is calculated by MEDICI. Figure 7 shows charge density contours for electrons and holes created by an ionization track of 24,000 pairs parallel to the electrodes and through the middle of the cell of Figure 2c, which should be typical of much of the area, and through the slowest, the null point on the border between two cells.




Figure 6 - Lines of equal drift time for potential distributions of Figure 2c (10^{12} /cc and 10V). Zero time is measured from the p⁺ electrode (top left corner) at r = 5 microns and charges are traced backwards. Lines in the immediate vicinity of the zero-field points at the bottom center and right center are not reliable: diffusion plays a major role there. In addition, few of the tracks being traced backwards go there.




Figure 7 - Charge density contours (2 per decade) for electron-hole pairs. (a)-(c) holes starting from the cell center at 0.1, 89, and 432 ps, (d)-(e) electrons from the cell center at 89 and 432 ps, (f) electrons from the null point at 175 ps, and (g)-(l) holes from the null point at 0.1, 175 ps, 1.7, 3, 4, and 5 ns. The fields are those of Figure 2c, $10^{12}/cc$, 10V.

Figure 8 shows the current pulses on the electrodes for those two starting points. The small difference in Figure 8a (the midpoint start) between the pulses on the two n^+ electrodes adjacent to the p^+ electrode are due to small but non-zero grid size effects. Effects of induced pulses from moving charges can be seen. The signal peaks at 0.5 ns and returns to the base line at 1.5 ns. Signals on strip detectors with 2D electrodes take about 25 ns to return to the baseline, neglecting amplifier delays [14]. (The return-to-baseline time can be important for pile-up considerations, especially since Landau fluctuation effects can be present until all the charge is collected.) The pulse on the p^+ electrode for the null point track (Figure 8b) peaks at 2.4 ns, and returns to the baseline at about 6 ns. These times, while significantly shorter than typical times for detectors with 2D planar electrodes, are, at the same time, for 3D devices with far lower maximum fields.




Figure 8 - Current pulses on the electrodes from a track parallel to the electrodes, (a) through the cell center, and (b) through the null point between two n⁺ electrodes. The fields are those of Figure 2c, 10¹²/cc, 10V. Effects of induced pulses from moving charges and diffusion are included, but not Landau fluctuations or Coulomb forces from the other charges along the track.

VI. Choice of electrode diameter and wafer thickness

Factors entering into the choice of hole diameter, in addition to fabrication capabilities, are the electrode capacitance, which is made smaller--improved--for small diameters, and the resistance and maximum electric fields which are increased, and so made worse.

The capacitance, C, of a 300 microns long electrode is about 0.1 pF. The RC products, related to the minimum times pulses take to leave the electrodes, are about 90 and 225 ps for the n⁺ and p⁺ electrodes. For some (but not all) structures, the value of R may also play a role in the noise performance, but that depends sensitively on the circuit to which the electrode is connected and is beyond the scope of this paper. Other possible fabrication sequences, for instance ones using selective deposition of tungsten in the central core of the holes to reduce the value of R, will not be needed for pixel detectors which are the first planned application of this technology, and will also not be covered here.

The initial signal developed on the electrodes, $q/C_{electrode}$, is, to first order, independent of the wafer thickness for penetrating ionizing particles as $C_{electrode}$ is approximately proportional to the thickness. While, in later stages of some electronic readout systems, thinner wafers may produce smaller signals, the degradation of the signal-to-noise ratio is not likely to be as rapid as it would be with planar, 2D electrode systems. If multiple Coulomb scattering considerations make thinner detectors desirable, it is likely, rather, that fabrication and handling difficulties will set the lower limit. Thinner wafers should actually permit smaller hole diameters to be fabricated, resulting in a decrease in $C_{electrode}$.

VII. Surface effects

All of the preceding calculations are for charge motion in the detector bulk. Close to the top and bottom, the effects of surface charges and structures must be considered. Results of calculations using a simple two-dimensional model in which the n^+ and p^+ electrodes are flat slabs separated by a 15 microns region of silicon with 10^{12} acceptors/cc and covered with an oxide layer having 10^{11} positive interface charges per sq. cm., are shown in Figure 9. A layer of induced electrons can be seen nearly reaching the p^+ electrode. When a bias is applied to the electrodes a gap appears. While this indicates it may not be necessary to use p^+ guard rings around the top of the p^+ electrode, they may be needed for radiation damaged oxides with larger surface charges.




Figure 9 - Effects of an oxide interface charge of 10¹¹/cm². In this two-dimensional example, the p⁺ and n⁺ electrodes are at 0-5 microns and 20-25 microns, doped throughout at 10¹⁸/cc, and the charges are along the top between them. The substrate doping 10¹²/cc. (a) Applied voltage = 0V. The effect of negative charge induced by the oxide charge can be seen with the closest equipotential almost parallel to the surface. The contact of the induced charge with the n⁺ electrode on the right forces the equipotentials from the built-in field into a bundle next to the p⁺ electrode. The capacitance between the two electrodes will be relatively high. (b) Similar equipotentials for 5V and, (c) 10V. An increasingly wider depletion zone at the surface can be seen. (d)-(e) Electron density contours for 0 and 10V. (f) Net carrier concentration 0.1 microns below the surface for 0, 5, 10, and 20V.

VIII. Other configurations

Figure 10 shows several additional configurations using 3D technology. Figures 10a and 10b show top views of alternating rows of n and p electrodes and 10c of one with hexagonal cells. Figure 10d shows a side view with an implanted n well on the top and an n⁺ layer on the bottom. The n⁺ layer would be made by driving phosphorus into single crystal silicon from a poly layer, providing gettering from both phosphorus and poly [15]. Figures 10e-10h show additional side views with various combinations of wells, n⁺ layers, and oxide layers with and without p⁺ rings. Figures 10d and 10e require back-side lithography. This should not be too difficult using steps already developed to protect the wafer bottom side during lithography [6], since the structures are relatively crude and the holes provide alignment marks. Figures 10g and 10h show electrodes that stop short of the bottom. This will permit a (conducting) n⁺ layer to be implanted without the need for double-sided patterning. In general, cells with n⁺ layers are the easiest to deplete, and those with p⁺ rings the most difficult. On the other hand, the n⁺ layer, forming an equipotential,

normally at the same voltage as the n electrodes, will make regions with relatively slow drift velocities, as would any top wells in monolithic devices. These should not affect the main part of a pulse from an ionizing particle, but could add somewhat to the tail.




Figure 10 - Top views (a)-(c), and side views (d)-(h) of several possible structures.

Figure 11 shows equipotentials for one cell of Figure 10a, for 10^{12} net dopant atoms/cc, and 10V applied bias. Figures 12a and 12b show the electric field magnitudes for Figure 10a along a line connecting an n^+ electrode with a p^+ one directly opposite, and along a parallel line through the middle of the cell. Figure 13 shows a potential distribution for the cell of Figure 10c. Should poly electrodes be used, ones that penetrate only part way might be useful, if charge collection speed or efficiency for the small number of tracks that are fully contained in the electrodes prove to be lower than needed. All tracks will then make signals in the section of silicon below the electrodes (another way, of course, would be to glue two etched-through detectors together with an offset).




Figure 11 - Equipotentials for a cell of Fig. 10a, 10^{12} /cc doping, 10V.




Figure 12 - Electric field magnitudes for 50, 40, 30, 20, 10, 5V (top to bottom) of Fig. 10a for (a) along a line connecting a p⁺ and an adjacent n⁺ electrode, and (b) along a horizontal line through the middle of Figure 11.

Small wells, covering only part of the top, could be used to hold simple driving electronics for a strip readout, such as is planned for a possible mammography detector [2]. Electronics that places differential signals on twin x and twin u or y lines that drive differential receivers, would permit two-dimensional readout using single-sided technology. There would be negligible danger of interference between crossing signals, given the double subtraction at the crossing and at the receiver. The signal height would be nearly independent of the strip length, and incoherent noise would grow no faster than the square root of the length. For small-angle stereo, it would allow readout from the ends only, since u lines reaching one edge could be crossed over the x lines and brought to the other edge from which they would continue at their stereo angle.




Figure 13 - Equipotentials for a cell of Fig. 10c, 10^{12} /cc doping, 10V.

IX. Charge collection from electrodes

Charge from tracks contained within the electrodes will leave them by diffusion and, for epi electrodes, from electric forces due to the built-in fields. Coulomb forces within the ionization charge cloud itself can either hinder or help charge collection once part of the charge has been collected. For example, in the case of floating n⁺ electrodes, once some holes have diffused out to the collection field and have been removed, the net negative charge will tend to attract the remaining holes, slowing their diffusion out of the electrode. If, however, the electrons have been collected by electronics connected to the n⁺ electrode, there will be a net repulsion that will speed up hole collection.

The fraction of tracks contained entirely within an electrode depends on their angular distribution as well as the electrode cross-sectional area. Table 1 shows, for an n^+ electrode on the diagonal between two p^+ ones of Figure 2c, and for several radial bands, the percentage of a 50 microns x 50 microns square cell occupied by the band. The next row shows the probability for the track to remain inside the band outer radius, for a beam distributed uniformly over π steradians centered around the normal to the detector. The probability for the entire track to stay within r_{max} is the product of the band area and solid angle factors. For a more tightly aligned beam, the product increases to that of the area fraction alone, although for very tightly aligned beams, the detector can be tilted, reducing the fully contained fraction to zero. The next two rows show the times to the pulse peak and to the 50% charge collection time for an applied voltage of 10V and epi electrodes. The next two rows show similar times for poly electrodes without built-in fields, and with the electrons collected by the attached electronics. The final two rows are for floating poly electrodes with the electrons left in the electrode.

Tracks will also be contained within the p^+ electrode and the two n^+ electrodes adjacent to it, roughly tripling the table area fractions. The times for these electrodes will be shorter than for the n^+ one given in the table.

track	r	1.0	2.0	3.0	4.0	5.0	microns
band	r _{min}	0.0	1.5	2.5	3.5	4.5	microns
	r _{max}	1.5	2.5	3.5	4.5	5.0	microns
band area / cell area		0.283	0.503	0.754	1.005	0.597	%
solid angle / π		0.0025	0.0069	0.014	0.023	0.028	%
time - epi	peak	2.9	2.7	2.3	2.2	2.1	ns
	.5 ∑q	3.1	2.7	2.3	2.1	2.0	ns
time - poly, e- out	peak	4.5	4.1	3.5	2.4	1.9	ns
	.5 ∑q	6.6	5.8	4.3	2.8	1.9	ns
time - poly, e- in	peak	5.1	4.7	3.5	2.5	2.0	ns
	.5 ∑q	8.3	6.8	4.7	3.1	1.9	ns

Table 1. Pulse times for tracks at a radius r within an n⁺ electrode centered in a 50 microns x 50 microns cell. The electric field within the poly is assumed to come only from other holes (e- out) (electrode connected to electronics which collects the electrons) or both holes and electrons (e- in). Estimated errors in the times range from 5% to 10%. For poly electrodes, the time to collect 90% of the charge is about three times that to collect 50%.

X. Gallium arsenide

Similar deep holes can be etched in gallium arsenide [9] and filled using metal-organic chemical vapor deposition, for example with trimethyl gallium and arsine [16]. Such a detector would circumvent the present limitations on maximum drift distances and make an efficient x-ray detector. With its low depletion voltages, it should be possible to keep the electric field near values that give high drift velocities, producing sub-nanosecond collection times. Combining this with the parallel processing capabilities of a pixel readout [17] would produce a detector capable of handling very high rates.

XI. Initial etching tests

The STS etcher [18], which is to be used for the deep holes, was new and had not been characterized. To measure its capabilities and determine the proper settings, we first etched arrays of holes and trenches of varying sizes. Optical microscopes with through-the-lens light systems, have convergence angles that are too large to illuminate most of the sides, let alone the bottom of the holes, and a depth of field that is too small. Scanning electron microscopes have an adequate depth of filed, but still have illumination and angle-of-view problems.

Sawing through the etched wafer (and some of the holes) provided the needed side views. Chipping along the hole edges produced several-micron irregularities which did not seriously degrade the diameter measurements. They did, however, leave some uncertainty in our knowledge of the smoothness of the hole walls.

The test structures shown in Fig. 14, cylindrical pillars centered in 290 micron deep holes and connected to the wall by thin webs, solved that problem, since some saw cuts completely missed the pillars, which can be seen to have smooth, vertical side walls. After etching, but before sawing, the structures shown were coated with a 2 micron thick layer of poly.




Figure 14 - Scanning electron microscope view of etched, poly-coated, 290 micron - high test structure. The scale at the lower right only applies to horizontal dimensions. Vertical ones are compressed by a factor of about 0.7.

Fig. 15 shows (a) the top, and (b), the bottom of the right column of Fig. 14. Both have radii of 7.9 microns. The lip at the top protrudes an additional 0.44 microns, while the radius halfway down is 1.2 microns less. Fig. 15c shows the bottom of a similar column without the poly. The poly is not only highly conformal, but also has a smooth surface.



Figure 15 - (a) High-magnification view of the top of the right column of Fig. 14; (b) view, at the same scale, of the bottom of the same column; (c) view, at the same scale, of a similar column without the poly coating.

Acknowledgments

Since commercial ion-implanters have penetration ranges of only a few microns, the development of deep etching has been crucial for this technology. Many people have worked on it, particularly for micromachining applications. We would especially like to thank Kurt Petersen, Nadim Maluf, Christopher Storment, and Gregory Kovacs. Jim McVittie first let one of us know about the low sticking probability of silane, which was one of the key pieces of knowledge that led

to this paper. He, Theodore Kamins, and James S. Harris also provided valuable information on appropriate dopant gases. James Plummer has been a constant source of encouragement and advice for this and many earlier projects. Vincent Peterson and Steve Olsen have shown constant interest in our work and eliminated many near-lethal administrative barriers. Finally, we would like to thank Cinzia Davia for many interesting conversations on gallium arsenide detector developments and problems, one of which triggered the idea for this development.

* This work was supported by the U.S. Department of Energy under grant DE-FG03-94ER40833.

References

- [1] J. Kemmer, "Improvement of detector fabrication by the planar process", Nucl. Instr. and Meth., 226 (1984) 89.
- [2] S. Parker, C. Kenney, V. Peterson, D. Ikeda, F. Backus, W. Snoeys, and C.H. Aw, "Breast cancer calcification measurements using direct x-ray detection in a monolithic silicon pixel detector", IEEE Trans. Nucl. Sci. 41 (1994) 2862-2873.
- [3] K. Petersen, D. Gee, F. Pourahmadi, R. Craddock, J. Brown, and L. Christel, "Surface micromachined structures fabricated with silicon fusion bonding" Proc. Transducers, 91 (1991) 397; C. Hsu and M. Schmidt, "Micromachined structures fabricated using a wafer bonded sealed cavity process", Tech. Digest, IEEE S.S. Sensors Workshop, Hilton Head, SC, 1994, p 151; E. Klaassen, K. Petersen, J. Noworolski, J. Logan, N. Maluf, J. Brown, C. Storment, W. McCulley and G. Kovacs, "Silicon fusion bonding and deep reactive ion etching--a new technology for microstructures", Transducers, 95 (1995) 556; K. Murakami, Y. Wakabayashi, K. Minami, and M. Esashi, "Cryogenic dry etching for high aspect ratio microstructures", Proc. IEEE Microelectromechanical Systems Conference, Fort Lauderdale, FL, (1993) 65; A. Furuya, F. Shimokawa, T. Matsuura, and R. Sawada, "Micro-grid fabrication of fluorinated polyimide by using magnetically controlled reactive ion etching", Proc. IEEE Microelectromechanical Systems Conference, Fort Lauderdale, FL, (1993) 59; V. Lehmann, W. Hoenlein, H. Reisinger, A. Spitzer, H. Wendt, and J. Willer, "A new capacitor technology based on porous silicon", Solid State Technology, 38 (1995) 99.
- [4] Jim McVittie, Center for Integrated Systems, Stanford University, Stanford CA, private communication.
- [5] Theodore Kamins, Hewlett Packard Co., Palo Alto, CA, private communication.
- [6] S. Parker, "A proposed VLSI pixel device for particle detection", Nucl. Instr. and Meth. A275 (1989) 494; W. Snoeys, J. Plummer, S. Parker, and C. Kenney, "PIN detector arrays and integrated readout circuitry on high-resistivity float-zone silicon", IEEE Trans. on Electron

- Devices, 41 (1994) 903; C. Kenney, S. Parker, V. Peterson, W. Snoeys, J. Plummer, and C. H. Aw, "A prototype monolithic pixel detector", Nucl. Instr. and Meth., A342 (1994) 59.
- [7] S. Gaalema, "Low noise random-access readout technique for large PIN detector arrays" IEEE Trans. Nucl. Sci. NS-32 (1985) 417.
- [8] I. Tsveybak, W. Bugg, J. Harvey, and J. Walter, "Fast neutron-induced changes in net impurity concentration of high-resistivity silicon", IEEE Trans. Nucl. Sci. 39 (1992) 1720.
- [9] Christopher Storment, Stanford University, private communication.
- [10] C. J. S. Damerell, Rutherford Appleton Laboratory, private communication.
- [11] MEDICI, Technology Modeling Associates Inc., 3950 Fabian Way, Palo Alto, CA.
- [12] K. Binns and P. Lawrenson, "Analysis and computation of electric and magnetic field problems", (Pergamon, 1973) p. 241.
- [13] S. Ramo, "Currents induced by electron motion", Proc. of the I.R.E., 27 (1939) 584.
- [14] R. Sonnenblick, N. Cartiglia, B. Hubbard, J. Leslie, H.F.-W. Sadrozinski, and T. Schalk, "Electrostatic simulations for the design of silicon strip detectors and front-end electronics", Nucl. Instr. and Meth. A310 (1991) 189; S. Gadomski, M. Turala, E. Barberis, N. Cartiglia, J. Leslie, and H.F.-W. Sadrozinski, "Pulse shapes of silicon strip detectors as a diagnostic tool", Nucl. Instr. and Meth. A326 (1993) 239.
- [15] S. Holland, "Fabrication of detectors and transistors on high-resistivity silicon", Nucl. Instr. and Meth. A 275 (1989) 537; S. Holland, "An IC-compatible detector process", IEEE Trans. Nucl. Sci. NS-36 (1989) 283; S. Holland and H. Spieler, "A monolithically integrated detector-preamplifier on high-resistivity silicon", IEEE Trans. Nucl. Sci. NS-37 (1990) 463.
- [16] James S. Harris, Stanford University, private communication.
- [17] J. Millaud and D. Nygren, "The column architecture a novel architecture for event driven 2D pixel imagers", IEEE Trans. on Nucl. Science, 43(1996)1700.
- [18] Surface Technology Systems Ltd., Imperial Park, Newport, NP1 9UJ, UK, e-mail: enquires@stsystems.co.uk; ST Systems USA, Inc., Redwood City, CA.